Ordered Binary Decision Diagrams (OBDDs) have already proved useful in the veri cation of combinational and sequential circuits. Due to limitations of the descriptive power of OBDDs several more general models of Binary Decision Diagrams have been studied. In this paper, -OBDDs -also known as Mod2OBDDs -in respect to their ability to serve as a tool for combinational veri cation are considered. Besides the application of -OBDDs, the more general problem of how to exploit the inherent potential of -OBDDs more e ciently is addressed.
Introduction
A major problem in the computer aided design of digital circuits (VLSI-CAD)is to choose a suitable representation of the circuit functionality for the computer's internal use. A concise representation which simultaneously provides fast manipulation is very important for problems in form of Boolean functions. During the last years, Ordered Binary Decision Diagrams (OBDDs) have proved to be well quali ed for this purpose. Although OBDDs were introduced in the context of CAD applications, they are now used in many di erent elds like e.g. the solution of combinatorial problems or design and veri cation of communication protocols. For an overview see MT98] .
Applications based on OBDDs are limited, since the descriptive power of OBDDs is limited. Therefore, not every Boolean function of practical importance can be represented e ciently. For example, the OBDD-representations of the multiplication or the hidden weighted bit function (HWB) are of exponential size Bry91]. Hence, more general BDD models have been studied. In this paper we address -OBDDs (also known as Mod2-OBDDs), introduced as an extension of OBDDs GM96]. -OBDDs are more, sometimes even exponentially more, space-e cient than OBDDs. -OBDDs preserve the OBDD property of being an e cient data structure for Boolean function manipulation: Important operations as apply, quanti cation, and composition have the same complexity as in the case of OBDDs. Even better, the Boolean functions exclusive or (EXOR), logical equivalence (EQU), and negation can be performed in constant time.
However, -OBDDs do not provide a canonical representation of Boolean functions. For canonical representations like OBDDs, testing the equivalence of two OBDDs reduces to a simple pointer comparison in the computer. For non canonical representations, the equivalence test is much more di cult. Doing symbolic simulation of digital circuits with OBDD-like data structures, the e ciency crucially depends on a fast equivalence test. More precisely, synthesis of OBDDs becomes an operation of exponential time complexity if there is no cache available to look up -rather than to recompute -the result of single synthesis operations that already occurred at a previous step of the computation. Looking up this cache requires that the equivalence of the OBDDs of the current and the cached operation is easy to check.
The fastest known deterministic equivalence test for -OBDDs based on a minimisation algorithm introduced in Waa97] requires time cubic in the number of nodes. Hence, it is not suitable for practical purposes. In GM96], a fast probabilistic equivalence test for -OBDDs has been proposed that requires only a number of arithmetic operations that is linear in the number of variables.
In this paper we show how to work with -OBDDs in symbolic simulation of digital circuits based on a probabilistic equivalence test. Another problem that we address is that the potential of the -OBDDs in symbolic simulation often can not be exploited, because no EXOR(EQU) gates appear in the description of the circuit to be simulated. To avoid this problem, we propose methods on how to integrate additional -nodes into the data structure.
The paper is structured as follows: In Section 2, we remind some basic de nitions concerning -OBDDs. In Section 3, we present the probabilistic equivalence test based on Boolean signatures. Section 4 deals with reduction rules and -OBDD synthesis. Section 5 deals with integration of additional -nodes into the BDD data structure and Section 6 concludes the paper with experimental results and an outlook on future work.
-OBDDs and Some Basic Facts
A -OBDD P over a set X n =fx 1 ; : : : ; x n g of Boolean variables is a directed acyclic connected graph P = (V; E). V is the set of nodes, consisting of nonterminal nodes with out-degree 2 and of terminal nodes with out-degree 0. There is a distinguished nonterminal node, the root, which, as only node, has the in-degree 0.
(To deal with Boolean functions f : B n ! B m , we consider multi rooted shared -OBDDs by introducing multiple roots into a single -OBDD, each root representing a subfunction of f = (f 1 ; : : : ; f m ), f i : B n ! B .) The two terminal nodes with no outgoing arcs are labelled with the Boolean constants 0 and 1. The remaining nodes are either labelled with Boolean variables x i 2 X n , denoted as branching nodes, or with the binary Boolean function (EXOR), denoted as -nodes. On each path, every variable must occur at most once. In the following, let l(v) denote the label of the node v 2V and size(P) the number of nonterminal nodes of P. E V V denotes the set of edges. The two edges starting in a branching node v are labelled with 0 and 1. The 0(1)-successor of node v is denoted by v0(v1). There is a permutation on the variable indices which de nes an order x (1) <x (2) <: : :<x (n) on the set of input variables. If w is a successor of v in P with l(v); l(w)2X n , then l(v)<l(w) according to .
The function f P associated with the -OBDD P is determined in the following way: For a given input assignment a = (a 1 ; : : : ; a n ) 2 f0; 1g n , the If v is a -node, then v is associated with ( 0 ; 1 )=( 0 + 1 ) mod 2. f P (a) takes the value associated with the source of P. Thus, the value of a Boolean function f P represented by the -OBDD P can be computed in time O(size(P)). Furthermore, we can also consider the use of complemented edges as introduced in MB88] to achieve an even more compact representation. 3 ! f0; 1g be de ned by the given truth table. Moreover, let be the natural order on the set of variables, i.e., (i) = i. For branching nodes, the dashed line always represents the edge labelled with 0. A dot on an edge denotes that the function represented by the successing -OBDD is complemented. Note that if we are working with complemented edges one of the two leaf nodes can be omitted.
Since OBDDs are special cases of -OBDDs (namely -OBDDs without -nodes), for each variable order every Boolean function can be represented by means of a -OBDD. Therefore, we may conclude that the size of an optimal -OBDD for a given Boolean function f is not greater than the size of an optimal OBDD for f. Moreover, we can show that there exist Boolean functions with small (low polynomial degree) -OBDD representation whose OBDDs are of exponential size. One example is the hidden weighted bit function HWB, which is de ned as follows: If wt(x) is the number of ones in the input assignment of x=(x 1 ; : : : ; x n ) (the weight) and if, for simplicity, x 0 denotes 0, then HWB is de ned by HWB(x) = x wt(x) . In Bry91] it has been shown that each OBDD representation of the HWB must be of exponential size, but its -OBDD representation is only of cubic size GM96]:
The equality HWB(x) = L n k=1 (x k^Ek (X)) where E k (x) equals one if the input assignment of x contains exactly k ones can be veri ed easily. Since, for each variable order, x k^Ek (x) can be represented by an OBDD of at most quadratic size, the above equality can be immediately transformed into a cubic size -OBDD for HWB. For Boolean function manipulation we are in need of an e cient algorithm performing the application of a binary Boolean operator on two -OBDDs. system of linear equations. Doing this by Gaussian elimination, the runtime is cubic in the number of nodes and therefore to time expensive for practical applications.
The probabilistic equivalence test for -OBDDs proposed in GM93] needs only linearly many arithmetic operations in the number of variables. It is based on a probabilistic equivalence test for read-once branching programs (BP1), originally introduced in BCW80]. Equivalence of two -OBDDs is determined by an algebraic transformation of the -OBDDs in terms of polynomials over a nite eld. More precisely, we assign the polynomial p x = x to a variable x and for each Boolean function F represented by a -OBDD, we transform the v is 0(1)-sink) x p v1 (x 1 ; : : : ; x n ) + (1?x) p v0 (x 1 ; : : : ; x n ) l(v)=x2X n p v0 (x 1 ; : : : ; x n ) + p v1 (x 1 ; : : : ; x n ) l(v)=
The polynomial associated with the -OBDD P is the polynomial associated with the root v 0 of P. Note that the polynomial remains unchanged for di erent representations P of the same Boolean function.
Let P and Q be two -OBDDs and let a 1 ; : : : ; a n 2 GF(2 m ) be generated independently and uniformly random. The equivalence of two polynomials in symbolic representation can be tested by a random algorithm in the following way GM93]:
p P (a 1 ; : : : ; a n ) = p Q (a 1 ; : : : ; a n ) if f P = f Q and Prob(p P (a 1 ; : : : ; a n ) = p Q (a 1 ; : : : ; a n )) < 1 2 if f P 6 = f Q :
Thus, if P and Q compute the same function, the algorithm always answers \yes", otherwise it answers \yes" with a probability smaller than 1=2. The bit string representing the polynomial associated with the function f P computed by the -OBDD P is called Boolean signature. The error probability depends on the number of elements in GF(2 m ). Therefore, we are able to reduce the error by enlarging m or by using multiple signatures per node with di erent random instances of a 1 ; : : : ; a n 2 GF(2 m ). In BCW80,Bra92] an estimation of the probability of degeneracy in BDD synthesis based on signatures is given, i.e., the probability that during the synthesis of a -OBDD P the signatures for two nodes representing di erent Boolean functions are computed to be equal. By using s di erent signatures per node the error probability computes to at most error < size(P) Nodes depending on 100 Variables and if we are working with 3 di erent signatures each of 32 bit length, we have to face an error probability of less than 6:31 10 ?10 .
Reduction and Synthesis of -OBDDs
In general, reduction rules for OBDDs are also suitable for -OBDDs, but, as a major di erence, their application does only lead to a smaller -OBDDrepresentation and not to a canonical one. We distinguish two types of reductions, the deletion rule, also referred to as simple reduction, and the merging rule, also known as algebraic reduction.
In a -OBDD, a node v is redundant if both of its edges point to the same successor. Then we can apply the deletion rule: In a case of a branching node, this node can be replaced by reconnecting all its incoming edges to its successor; a -node with two equal successors has to be replaced by the 0-sink.
The merging rule performs to identi cation of isomorphic subgraphs and applies for branching nodes in the same way as for -nodes (see Figure 2 ). Additionally, we also have to consider the case that one successor of a -node is a terminal node. If the 0-sink is a successor of a -node, then the -node is
Figure 3. -OBDD reduction rules for terminal nodes and complemented edges.
replaced by its second successor. On the other hand, if the 1-sink is a successor of a -node, then the -node is replaced by complementing all its incoming edges and connecting them to its second successor. Note that rules concerning complemented edges must also be taken into account. Hence, the deletion rule replaces each -node v having successors which are the complement of each other (v l = v r ) by the 1-sink. The merging rule reduces -nodes v and w having isomorphic subgraphs of di erent complementation parity (fv l ; v r g = fw l ; w r g or fv l ; v r g=fw l ; w r g) to a single node v by using equivalence relations for complemented edges (see Figure 3) . Using complemented edges, we can ensure a more e cient usage of the caches required for synthesis operations if we restrict edge complementation to the 0-successor, respectively to the left successor in case of a -node, of the node under consideration. To achieve this, we can choose one of the equivalences shown in Figure 4 . Furthermore, we have to take under consideration reduction possibilities concerning groups of -nodes. If, e.g. we have a complete subtree of -nodes within an -OBDD, each leaf has to be compared with every other leaf of that subtree. If two leafs are representing the same function, they can be replaced by a 0-sink which may also a ect the node in the level above. Two leafs representing the complement of each others function can be replaced by a 1-sink. Also we have to consider chains of -nodes where we have to compare all of its leaf nodes to apply all possible reductions in the way described above. Next, we are going to describe a synthesis algorithm for -OBDDs. We will assume that the reader is familiar with standard OBDD synthesis algorithms. . We decided to adapt the ite-algorithm for -OBDDs: In combinational synthesis, the description of a digital circuit is read and each gate of the circuit will be simulated by a -OBDD. Thus, for all gates except for those which perform an EXOR(EQU)-operation we apply the regular ite-algorithm.
Gates implementing an EXOR(EQU)-operation are simply simulated bynodes connected to the -OBDDs representing the gate's inputs. The second step of adaption involves the creation of -OBDDs for cofactors fj x i =d ; d2f0; 1g of a Boolean function f (a cofactor fj x=d of a Boolean function f is the function that results if variable x is set to a xed binary value d): Regular cofactors fj x i , i.e., cofactors of a function associated with a branching node v labelled by the variable x i ; l(v)=x i , are derived by simply returning the 0-successor, respectively the 1-successor, of node v. Creating the cofactors of a function associated with a -node v according to a variable x i may necessitate the allocation of a new -node connected to the cofactors of the left and right successor of v. In the worst case we have to create new -nodes for everynode on a path between v and the branching node v B labelled by the variable x i (see Figure 5 ). To speed up the performance of the ite operation, we are using a computed table, which is organised as a hash based cache, to store and reuse the results of ite. Before a new node is created, we always look up a unique table organised as a hash table to prevent the creation of already allocated nodes. In both, computed table and unique table, every reference is made by application of the probabilistic equivalence test to identify the underlying -OBDDs. To avoid redundant entries in the computed table, we transform the triple (F; G; H) to a standard form by reordering it and checking the constraints for complemented edges.
However, with the modi ed ite algorithm the -OBDD that we create for a circuit description which contains neither EXOR gates nor EQU gates is isomorphic to an OBDD created by conventional ite-algorithm.
Introduction of -nodes into the BDD data structure
In the case that the circuit under consideration contains no EXOR(EQU) gate, we have to introduce -nodes to take advantage of the potential of the -OBDDs. We have investigated two di erent approaches: (i) Using alternative function decompositions that include -node generation or, (ii) substituting linearly dependent functions by linear combinations ofnodes. The conventional ite-algorithm is based on the Boole/Shannon function decomposition. As an alternative, we may use the positive (pDE) or negative Davio (nDE) expansion: pDE: f = fj x=0 x(fj x=1 fj x=0 ) nDE: f = fj x=1 x(fj x=1 fj x=0 ):
By applying a binary Boolean operator to two Boolean functions f; g according to the positive Davio expansion, we introduce two new -nodes for each recursive apply step: f g = (fj x=0 gj x=0 ) x((fj x=1 gj x=1 ) (fj x=0 gj x=0 )): But, the ongoing creation of -nodes may increase the total number of nodes beyond the size of conventional OBDDs for the same function. This is the case, if none of the reduction rules can be applied. We can try to avoid this e ect by using the alternative function decompositions pDE and nDE not always but only sometimes. But the problem remains that the created -nodes may not be positioned at an appropriate place in the -OBDD and therefore, will be of no bene t.
Maybe -nodes can be introduced in a more sophisticated way: It is convenient to regard the space B n of Boolean functions of n variables as an algebra over the two-element eld Z 2 , i.e. a 2 n -dimensional vector space with an additional multiplication operation. The product of f; g 2B, which corresponds to coordinate wise conjunction is denoted by fg and the sum, which corresponds to coordinate wise EXOR, by f +g. In this context, the variable x i is taken to represent the projection from f0; 1g n to the ith coordinate and x i as the according complement.
Now let P be a -OBDD representing f P . The Boolean function f P can be regarded as the Boolean function assigned to the top node of the -OBDD P and is de ned by induction on i = n+1; n; : : : ; 0, where i denotes the level to which belongs: (i) i=n+1: is leaf, f =1.
( Unfortunately it is very expensive to include a test into the implementation that proves, whether an already computed -OBDD is part of a linear combination of the already computed functions.
Experimental Results
For our experiments we used an Intel PPro200 Linux workstation, limiting memory-size to at most 200MB. A symbolic simulation procedure based on our -OBDD-package was used together with a subset of the smaller LGSynth91 Benchmark circuits.
Because -OBDD-based symbolic simulation of circuits is probabilistic, we had to check our results for correctness. This was done by translating the constructed -OBDD into a multiplexer circuit containing EXOR gates coded in BLIF (Berkeley Logic Interchange Format). Then the translated -OBDD was veri ed against the BLIF version of the circuit's speci cation le from the LGSynth91 Benchmarks. This veri cation procedure was performed by the standard synthesis and veri cation tool VIS Gro96].
The size of OBDDs and -OBDDs depends crucially on the chosen variable order. Because our -OBDD-package is already under construction and dynamic reordering is not yet implemented, we were working with a single static variable order not regarding, whether it is well suited for OBDD or -OBDD representation. Hence, in our experiments we simply used the variable orders given by the circuit descriptions.
In Table 1 , the column circuit contains the name of the circuit netlist to be simulated. As a reference, column two contains the nal size for the OBDD representing the circuit. The remaining columns contain the nal sizes of the resulting -OBDDs computed by the ite-algorithm and by positive or negative Davio expansion.
Alltogether, we required up to 3 distinct signatures of 32 Bit length per node, resulting in a maximum of additional 96 bit of memory per node over the conventional OBDD node size to simulate all circuits correctly. Of course the additional memory required for signatures lessens memory e ciency for -OBDDs compared to OBDDs. The -OBDD-sizes given for the application of the ite-algorithm di er only from OBDD-sizes if EXOR(EQU) gates are included in the circuit description. The exclusive application of nDE/pDE sometimes leads to very good results, e.g. for s420.1, but, in many cases too many -nodes seem to be created in the wrong places so that -OBDD-size is greater than OBDD-size. But, also in many cases -OBDD-size is smaller than OBDD-size and therefore, we think that -OBDDs are a promising approach for combinatorial veri cation in a probabilistic way. For example, the OBDD for circuit C5315 could not be created because of memory limitations, but the -OBDDs depending on pDE/nDE succeeded.
In Table 2 and Table 3 , we have tried to limit the use of pDE/nDEexpansion during the simulation process. In the rst column the circuit name is given. The second column denotes the OBDD-size for comparison. Columns 4 to 7 show -OBDD-sizes in relation to the application of pDE/nDE-expansion. The header 50% denotes that pDE/nDE-expansion was applied in 50% of all apply-steps while the ite-algorithm was used in the remaining apply-steps during a single run. Note that the given percentage is closely related to the number of -nodes in the -OBDD. For each circuit under consideration we performed 10 simulation runs with the given percentage of pDE/nDE usage. During a single run the consideration whether to use pDE/nDE or ite as an apply-step was chosen at random with the given percentage.
Thus, we tried to show the in uence of the number of -nodes in a -OBDD on its size comparing the values in a given row. On the other hand, the experiment also shows the in uence of the positioning of -nodes in the -OBDD on its size, if we compare the column for a given circuit under a xed percentage. For each circuit in row 1, we placed the minimum number of achieved nodes, row 2 contains the average number of nodes out of 10 random runs, and row 3 contains the maximum number of nodes.
The di erence of the maximum and the minimum size shows the impact of the placement of -nodes on the -OBDD-size. s1196, C1908, and C432 seem to be circuits that do not pro t very much from the use of -nodes at all. Therefore, the less -nodes are used, the smaller is the average size of the -OBDDs.
For the other circuits the situation is di erent. The more -nodes are used, the less becomes the overall size.
In many cases we achieve smaller -OBDDs by limiting the application of nDE/pDE expansion compared to the exclusive application of nDE/pDE. It seems that if a circuit pro ts from the usage of -nodes, a more frequent application of nDE/pDE expansion leads to smaller results. This may be explained by the fact that if we use more -nodes in a -OBDD, we will achieve a higher probability to apply reduction rules.
In all tables we have only listed the sizes of our obtained results and not the runtime, because we are not able to compare our experimental -OBDD package to sophisticated OBDD packages, which are highly optimized for run-time.
The di erence of minimum and maximum -OBDD-size in Table 2 and Table 3 con rmes us that we should concentrate our work on a more sophisticated -node placement. This could be done by exploiting linear combinations as proposed in section 5, but up to now we were not able to achieve a su cient implementation with a reasonable runtime.
The chosen variable orders may not be well suited for both OBDDs and -OBDDs. Hence, for a better comparison of OBDD and -OBDD performance we are currently implementing dynamic variable reordering techniques for -OBDDs.
All in all, -OBDDs seem to be well suited for all tasks based on symbolic circuit simulation, working on the base of a probabilistic equivalence test. The achieved results motivate further research with emphasis on -node placement and the adaption and implementation of dynamic reordering techniques for -OBDDs.
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